Senior PHY Design Engineer
Brightecs Innovation Pte Ltd
SingaporePosted 26 days agoDiscoveredMatch locked
Full-timeEngineering Jobs
About the role
Design high-speed analog circuits for DDR PHY interfaces (DDR4/DDR5/LPDDR5/6). Optimize power, performance, area (PPA), and signal integrity (SI). 2. Signal/Power Integrity (SI/PI) Analysis. Model and simulate channel losses, crosstalk, jitter, and eye diagrams. Ensure compliance with JEDEC standards (e.g., DDR5-6400 MT/s). Design impedance-matching networks and noise-suppression circuits. 3. Proc
Not included in the source posting: about the role, what you'll do, qualifications, benefits.
Who can apply
The employer didn't state any visa, work authorization, citizenship or clearance requirements in this posting. Confirm with the employer before applying.
Read automatically from the employer's posting text. Always confirm with the employer — requirements can change after a job is published.