Senior Designer
HCLTech
Bangalore, Karnataka, IndiaPosted about 1 month agoDiscoveredMatch locked
Full-time2+ years exp
Job Summary
"Candidates with 2 to 5 years experience is mandatory
Experience in RTL coding using Verilog/SV
Experience in design using Xilinx or Altera devices
Good understanding of FPGA debugging techniques
2 to 5 years experience in front end design
Key Responsibilities
Experience in RTL Synthesis
Scripting experience is preferable"
Skill Requirements
Experience in CDC/Linting/Tool Flow
Experience with ASIC/SoC development flow including synthesis/Timing Constraints development is preferred
Other Requirements
Experience in using Vivado or Quartus
Experience in supporting lab debug
Not included in the source posting: about the role, benefits.
Skills
soc
Who can apply
The employer didn't state any visa, work authorization, citizenship or clearance requirements in this posting. Confirm with the employer before applying.
Read automatically from the employer's posting text. Always confirm with the employer — requirements can change after a job is published.