Physical Design Engineer (Silicon Engineering)

• Perform partition synthesis and physical implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks)

• Develop/improve physical design methodologies and automation scripts for various implementation steps

• Closely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs

• Resolve design/timing/congestion and flow issues, identify potential solutions and drive execution

• Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop

• Bachelor's degree in electrical engineering, computer engineering or computer science

• 1+ years of professional experience working on RTL2GDSII physical design and/or physical design flow development

• Experience with industry standard EDA tools including understanding of their capabilities and underlying algorithms

• Knowledge of deep sub-micron FinFET and CMOS solid state physics

• Understanding of CMOS digital design principles, basic standard cells their functionality, standard cell libraries

• Understanding of CMOS power dissipation in deep submicron processes leakage/dynamic

• Familiar with CMOS analog circuit and physical design

• Basic knowledge of DFT/Scan/MBIST/LBIST and understanding of their impact on physical design flows

• Good scripting skills (csh/bash, Perl, Python, TCL, Makefile etc.)

• Self-driven individual with a can-do attitude, willing to learn, and an ability to work in a dynamic group environment

• Ability to work extended hours and weekends as needed to meet critical project milestones

• To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here .

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

Applicants wishing to view a copy of SpaceX's Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to EEOCompliance@spacex.com .