Connecting Odds
Capgemini Engineering

Memory Layout Engineer

Capgemini Engineering
Bangalore, KarnatakaPosted 29 days agoDiscoveredMatch locked
Full-time3+ years expEngineering Jobs

About the role

Job Location: Bangalore This role is for a Memory Layout Engineer with 3-7 years of experience to design and develop memory blocks for integrated circuits (ICs). You will be responsible for creating efficient memory layouts that meet performance, power, and area constraints. Responsibilities: Design memory layouts for various building blocks including: Bit cell array Row decoder Column decoder Sen

Not included in the source posting: about the role, what you'll do, qualifications, benefits.

Who can apply

The employer didn't state any visa, work authorization, citizenship or clearance requirements in this posting. Confirm with the employer before applying.

Read automatically from the employer's posting text. Always confirm with the employer — requirements can change after a job is published.