NAND Custom Test Circuit Design Engineer
Our vision is to transform how the world uses information to enrich life for all .
Key Responsibilities
- Develop, integrate, and optimize
custom test circuit architectures
for NAND flash memory designs, including transistor-level digital, analog, mixed-signal, monitoring, control, and memory-array interface circuits.
- Interpret product specifications and test requirements; define circuit functionality, interfaces, operating limits,
controllability
observability
, and validation criteria.
- Create, review, and optimize
schematics
device sizing
, bias structures, sensing and monitoring paths, multiplexer s relevant to test circuits.
- Analyze circuit testability and robustness to ensure compliance with
quality
coverage
manufacturability
, power, area, and reliability requirements.
- Validate custom test circuits using
XA simulations
Verilog simulations
, and mixed-signal validation environments.
- Collaborate closely with layout teams on matching, parasitic sensitivity, shielding, routing, guard rings, device placement, and
layout-dependent effects
; review post-layout results and drive closure.
- Evaluate circuit risks including leakage, contention, floating nodes, device overstress, power sequencing, current density,
EM/IR
, and long-duration stress conditions.
- Create and debug
test sequences
test modes
required to control, observe , characterize, and validate custom test circuits at wafer and package levels.
- Work with
Product Engineering
during first-silicon bring-up, debug and characterization, failure isolation, simulation-to-silicon correlation, and ramp to high-volume production.
- Use laboratory measurements and silicon data to identify root cause and recommend circuit , test- mode , characterization, or screening improvements.
- Apply a
Design + AI
core responsibility
by using AI-assisted and agentic engineering workflows to accelerate circuit review, simulation triage, waveform analysis, root-cause investigation, automation, documentation, and knowledge retrieval while maintaining engineering rigor and sign-off discipline.
- Develop Python or scripting-based automation and
AI-enabled solutions
that improve design quality, reduce turnaround time, and increase engineering productivity.
- Document test-circuit methodologies, specifications, design decisions, validation results, silicon correlation, and clear technical recommendations.
Required Qualifications and Skills
- Bachelor's or Master's degree in
Electrical Engineering
Computer Engineering
, or a related field with 2+ years of experience
- Relevant hands-on experience in
custom/analog circuit design
silicon-debug exposure
.
- Strong understanding of CMOS device operation,
transistor-level circuit design
, leakage mechanisms, parasitics , PVT sensitivity, timing, loading, noise margin, power, and reliability principles.
- Hands-on proficiency with circuit build entry, waveform debug and post-layout verification.
- Proficiency in
XA
Verilog
, and mixed-signal validation methodologies.
- Preferred (not must) solid understanding of
NAND flash memory architecture
, test modes, peripheral circuits, internal signal access, and wafer/package test considerations.
- Proficiency in
Python
and scripting for simulation automation, regression analysis, result extraction, waveform processing, and engineering efficiency.
- Ability to identify workflows that can be improved through AI, develop or adapt
AI-enabled engineering solutions
, and apply appropriate technical review, data protection, and engineering judgment.
- Excellent problem-solving skills, strong attention to detail, and effective interpersonal skills for multi-functional, global collaboration.
•
Nice to have
About Micron Technology, Inc.
Not included in the source posting: benefits.
Skills
Who can apply
The employer didn't state any visa, work authorization, citizenship or clearance requirements in this posting. Confirm with the employer before applying.
Read automatically from the employer's posting text. Always confirm with the employer — requirements can change after a job is published.